Hardware DV Engineer

Hardware DV Engineer

Job Description

[Up to c. $350k Comp Package | Hybrid Working]

We’re hiring on behalf of a market-leading technology firm building custom FPGA and ASIC platforms to power real-time trading at scale. Their hardware team develops the world’s fastest compute engines - from hand-crafted logic to state-of-the-art machine learning accelerators. In this role, you’ll be central to ensuring every design meets the exacting demands of global financial markets, leading functional verification efforts that match the speed and complexity of the systems being built...

Key Responsibilities

• Build advanced testbenches and simulation environments to verify complex digital designs
• Write clear, detailed verification plans and drive execution across the development lifecycle
• Debug functional issues in HDL designs, identifying root causes quickly and working closely with hardware designers
• Manage test suites and integrate verification into CI pipelines to ensure continuous coverage
• Enhance and extend internal tooling to streamline verification workflows
• Collaborate with open-source and proprietary toolchains to push the limits of hardware assurance

What You Bring...

• 2-5 years' experience in functional verification of FPGA or ASIC designs using SystemVerilog/UVM
• Expert-level debugging skills with strong analytical thinking in simulation and test environments
• Proven experience designing and maintaining robust testbenches and coverage-driven verification environments
• Comfortable writing in Python for scripting and automation tasks
• Strong understanding of Linux-based development workflows and hardware design pipelines
• Familiarity with Cocotb, Verilator, or related open-source EDA tools
• Degree in Computer Science, Electrical Engineering, or a closely related field
• (Preferred) Hands-on experience with C++ in the context of verification or tooling
• (Preferred) Background contributing to or maintaining verification frameworks or simulators

...

Apply for this role

All fields marked with * are required.